職種・勤務地・キーワードで探す
条件を変える
東京都のハードウェアエンジニアの求人119件応募資格・募集要項・仕事内容を見る
Sr Staff Engineer, FE-DFT and Timing Closure
- 給与
- 記載なし
- 勤務地
- 東京都
- 休日
- 記載なし
- 雇用形態
- 記載なし
どんな仕事かAIによる生成
Leads front-end design and DFT methodology development for customer SoC programs, supporting DFT insertion and R2G flow execution. Works with front-end, back-end DFT, implementation, and verification teams to resolve integration issues and standardize methodologies. The role also supports risk mitigation and schedule recovery for customer programs.
この求人に応募
応募資格
必須
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience in SoC design
- 10+ years of hands-on experience in front-end RTL design, with significant exposure to DFT implementation, scan insertion, ATPG, or test methodology
- Strong understanding of DFT concepts including scan chains, compression, ATPG, boundary scan, and how RTL design decisions impact test coverage and flow execution
- Proven ability to debug complex issues that span front-end design, DFT insertion, and back-end implementation, often involving multiple EDA tools
- Experience developing or deploying R2G flows that integrate front-end design quality, DFT readiness, and back-end implementation requirements
- Ability to work across cross-functional teams and communicate technical issues clearly to both design and DFT engineers
- Experience working directly with customers or internal product development teams in a technical lead or applications engineering capacity is a strong plus
求める人物像
- You are the front-end engineer who actually reads the DFT engineer's bug report instead of forwarding it, because you know you can probably fix it faster if you understand what broke
- When a scan insertion fails, you do not just blame the tool, you open the RTL, check the hierarchy, and figure out what the design is doing that the tool cannot handle
- You think about testability while you are writing RTL, not as an afterthought, because you have debugged enough late-stage ATPG failures to know the cost of ignoring it
- You can sit in a room with a front-end design lead and a DFT lead who are talking past each other, and translate the issue into terms both can act on
- You stay calm when a program is stuck between front-end signoff and DFT insertion, because you have been there before and you know how to find the real blocker
- You build methodology fixes, not one-off workarounds, because you want the next program to avoid the problem entirely
募集要項最終確認 11/6
- 職種
- ハードウェアエンジニア
- 雇用形態
- Employee
- 役職
- Sr Staff Engineer
- 給与
- 記載なし
- 勤務地
- Tokyo, Japan
- 働き方
- 記載なし
- 福利厚生
- We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs.Our total rewards include both monetary and non-monetary offerings.
- 経験年数
- 10年以上
- 学歴
- 大学卒業以上
- 掲載日
- 2026/11/05 08:09（1日前）
- 最終確認
- 2026/11/06 02:09（今日）
仕事内容
You Are
- You are a front-end engineer who actually understands DFT, not just at the handoff level, but deep enough to know why a scan chain fails, why a compression ratio tanks, or why an ATPG tool chokes on certain RTL constructs. Most front-end engineers treat DFT as someone else's problem. You learned early that this creates expensive problems downstream, so you made it your business to understand both sides: clean RTL design and robust DFT implementation.
- You know that R2G flow development lives or dies based on decisions made during front-end design. A poorly structured hierarchy, an ambiguous clock definition, or a missing constraint at the RTL level can break DFT insertion, formal verification, and timing closure all at once. You have debugged enough of these issues to spot them before they propagate, and you care enough to fix the root cause, not just patch the symptom.
- At Synopsys, you will work with customers who need someone who can bridge the gap between front-end design intent and back-end DFT reality. What you build, guide, and standardize will determine whether their R2G flows actually work when it matters.
What You'll Be Doing
- Lead front-end design and DFT methodology development for customer SoC programs, ensuring RTL design decisions support robust DFT insertion and R2G flow execution
- Work directly with front-end design teams to establish DFT-aware coding practices, hierarchy planning, clock architecture, and constraint definitions that enable clean scan insertion and test coverage
- Deploy and support DFT implementation flows including scan insertion, compression, ATPG, and boundary scan across multiple customer programs
- Serve as the technical bridge between front-end design teams and back-end DFT, implementation, and verification teams, translating issues and requirements in both directions
- Debug complex DFT failures that trace back to RTL design decisions, tool interpretation differences, or constraint mismatches, and drive resolution across teams
- Develop and standardize R2G flow methodologies that integrate front-end design quality checks with DFT readiness and back-end implementation requirements
- Support risk mitigation and schedule recovery for programs where front-end and DFT integration issues are blocking progress
The Impact You Will Have
- Customer R2G flows execute cleanly because the front-end design was built with DFT requirements baked in from the start, not bolted on later
- DFT insertion and ATPG convergence accelerates across programs because you caught and fixed RTL issues that would have caused failures weeks downstream
- Front-end teams adopt DFT-aware design practices that prevent entire classes of scan, compression, and timing issues from ever appearing
- Cross-functional teams resolve front-end and DFT integration problems faster because you can speak both languages and translate the real issue
- Program schedules stay on track because you identified where the RTL and DFT flow were misaligned and built a methodology fix that worked
- Synopsys R2G flows and best practices improve because you fed real customer pain points back with enough technical depth to drive methodology and product enhancements
The Team You'll Be Part Of
- Your recruiter will share more about the team structure and mission during the interview process.
この求人は、日本シノプシス合同会社の採用ページの内容をAIが読み取って整理したものです。応募の前に採用ページの原文を確かめてください。データの集め方企業サイト
同じ会社の求人10件
- ASIC Digital Design, Architect
- ASIC Digital Design Engineer
- ASIC Design /Verification Engineer
- Sales Operations, Specialist
- ASIC Digital Design/Verification, Sr Staff
- IT, Manager
職種と勤務地が似ている求人東京都のハードウェアエンジニア 119件
- Sr Staff Analog Engineer
- Engineer of SoC/MCU Architecture
- 盤面ハードウェア設計
- ASIC Design /Verification Engineer
- ハードウェアエンジニア（人工衛星搭載用太陽電池パドル）
- 研究開発 X線検出器の設計開発
募集元の採用ページから応募できます
応募は日本シノプシス合同会社の採用ページで受け付けています。このページは採用ページの掲載内容をもとに構成しているため、最新の応募条件は募集元でご確認ください。
この求人と近い条件で探す数字はリンク先ページの掲載件数
応募資格の語から探す
- テック16,044
- トラブルシューティング1,085
この職種で探す
- ハードウェアエンジニア387
- 東京都のハードウェアエンジニア119
- テック16,044
- 組み込み・ファームウェアエンジニア754
- IoTエンジニア48