プラットフォームエンジニア条件を変える閉じる
要約求人票をもとにAIがまとめたものです
Lead a Japan-based engineering team responsible for high-frequency and ultra-low-latency trading systems. The team develops and operates FPGA- and software-based trading solutions and co-located infrastructure for HFT clients based outside Japan. The role oversees the systems’ full lifecycle, technical strategy, production support, client communication, and team development.
応募資格
必須
- Proven experience managing or leading teams that build and support high-frequency / ultra-low-latency trading systems.
- Strong hands-on technical background in at least one of the following:
次のいずれか
- FPGA development using Verilog
- High-performance C programming
- LuaJIT or similar high-performance scripting environments
- Deep understanding of low-latency system design, market data handling, order gateways, and exchange connectivity.
- Experience with Japanese equity and futures markets (TSE, JNX, ODX, JAX, OSE) is highly desirable.
- Demonstrated ability to communicate effectively with sophisticated external HFT clients.
- Experience operating in a production-critical environment with high availability and strict latency requirements.
- Strong leadership, people-management, and stakeholder-management skills.
- Ability to work effectively in a high-pressure, results-oriented environment.
- Ability to conceptualize and think clearly
- Accuracy and attention to detail
- Self starter who is action and result oriented
- Strong analytical skills
- Ability to work under pressure and to tight deadlines
- Strong communication skills, written and verbal
- Able to think laterally and take a pragmatic approach, when necessary, to issue resolution
- Degree holder or above
- Fluent written and spoken English
歓迎
- Prior experience at a major broker, exchange, or proprietary trading firm focused on HFT/market-making technology.
- Knowledge of FPGA toolchains, hardware acceleration techniques, and kernel-bypass networking.
- Familiarity with Japanese financial regulations and operational practices in the securities industry.
- Experience building and scaling in-house trading technology without reliance on third-party vendors.
- Japanese is not mandatory but would be a plus
使用ツール
募集要項最終確認 9/26
- 職種
- プラットフォームエンジニア
- 雇用形態
- 記載なし
- 採用区分
- キャリア採用エントリー Application Form - Experienced Recruiting
- 役職
- Vice President / Executive Directorexperienced Manager to lead our specialized High-Frequency Trading (HFT) systems team in Japan
- 給与
- 記載なし
- 勤務地
- 大手町
- 働き方
- 記載なし
- 学歴
- 大学卒業以上
- 掲載日
- 2026/07/24 12:47(67日前)
- 最終確認
- 2026/09/26 01:04(3日前)
仕事内容
Job/Group Overview
This role offers the opportunity to join a closely-knit, highly skilled Front Office Trading Technology group renowned for its expertise and professionalism.
We foster a collaborative environment that emphasizes face-to-face communication, enabling you to participate in the technical project initiation through to successful go-live, offering a strong sense of accomplishment.
This position provides unique exposure to decision-makers at some of the world’s largest HFT firms.
We are seeking an experienced Manager to lead our specialized High-Frequency Trading (HFT) systems team in Japan.
This team designs, develops, supports, and continuously optimizes ultra-low-latency trading systems that serve sophisticated HFT clients based outside Japan.
Our systems trade products listed on TSE, JNX, ODX, JAX, and OSE.
The team has built and maintains trading infrastructure that consistently delivers the lowest latency among brokers in the market - entirely developed in-house with no reliance on external vendors.
The team designs, implements and operates co-located trading infrastructure and exchange connectivity that must deliver reliable, deterministic performance at microsecond/nanosecond levels and process large volumes of real-time data.
You will oversee and work closely with FPGA/Verilog/C/LUAJit/Java application developers, network engineers, Linux sysadmins and trading desk stakeholders to deliver market-leading DMA co-lo solutions.
Ultra-Low Latency High-Frequency DMA is a key component of Nomura’s Electronic Trading franchise.
This development role is embedded within our Tokyo-based team delivering cutting edge DMA co-location solutions.
Responsibilities
Lead and manage a high-performing engineering team responsible for the full lifecycle of HFT and ultra-low-latency trading systems (development, testing, deployment, monitoring, and production support).
Drive technical strategy and architecture for two tiers of systems:
Premium tier: FPGA-based solutions developed in Verilog.
Standard tier: Software systems written in C and LuaJIT.
Ensure continuous improvement of system performance, reliability, and latency competitiveness.
Participate in the day-to-day production support and incident management for critical trading systems.
Act as a primary technical point of contact for external HFT clients, managing technical communication, requirements gathering, issue resolution, and relationship management.
Collaborate closely with internal stakeholders (trading, risk, compliance, infrastructure) to align system capabilities with business and client needs.
Set technical standards, code quality practices, and operational excellence processes within the team.
Mentor and develop engineers, foster a culture of technical excellence, ownership, and continuous learning.
Manage team priorities, capacity planning, and delivery timelines in a fast-paced, market-driven environment.
Ensure all systems and processes meet regulatory, security, and operational risk requirements applicable to a major Japanese securities firm.
この求人は野村證券株式会社の採用ページの掲載内容をもとに構成しています。応募条件の最新情報は募集元をご確認ください。
募集元の採用ページから応募できます
応募は野村證券株式会社の採用ページで受け付けています。このページは採用ページの掲載内容をもとに構成しているため、最新の応募条件は募集元でご確認ください。
この求人と近い条件で探す数字はリンク先ページの掲載件数
この職種で探す
- プラットフォームエンジニア180
- テック17,448
- インフラエンジニア1,249
- セキュリティエンジニア958
- クラウドエンジニア617
働き方・年収で探す
この職種を募集する企業
- 野村證券株式会社283
- 株式会社Lagomliv1,642
- フロンティア株式会社982
- 株式会社アインホールディングス944
- 株式会社スターシステム868